Seat	Num	her

# **Tomasulo Coding Form**

Name		
Name		

#### Architecture

Number of Reservation Stations			Number	of Units	Latency				
load	store	fadd	fmul	FP add	FP mult	load	fadd	fmul	fdiv
5	5	3	2	1	1	1	2	10	40

Assume that the second instruction is waiting for memory and that all instructions have issued. Then in cycle 10, the second instruction accesses memory. Show the results through cycle 13.

### **Instruction Summary**

		Reservation	Execution		Cycle				Write
Insruction	n	Station	Unit	Issue	Ex Start	Ex End	Memory	CDB	dest
L.D	F6,32(R2)								
L.D.	F2,44(R3)								
MUL.D	F0,F2,F4								
SUB.D	F8,F2,F6								
DIV.D	F10,F0,F6								
ADD.D	F6,F8,F2								

#### **Reservation Stations**

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1							
Loudi							
Load2							
Add1							
Add2							
Add3							
Mult1							
Mult2							
-							

## **Register Status**

F0	F2	F4	F6	F8	F10	F12	F14